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Abstract. The paper deals with a modified CBCM 
(Charge-Based Capacitance Measurements) method for 
nonlinear capacitance characterization. The method is 
characterized by high resolution although it is based on 
equipment found in any average laboratory. CBCM was 
originally developed for linear interconnect measurements. 
The proposed modification uses two DC swept sources to 
measure the whole nonlinear Q-v characteristic in both 
polarities without the necessity to switch the measured 
object. A test-chip implementing the method was designed 
and manufactured in the 0.35μm CMOS process. Verifica-
tion against known capacitances proved the correctness 
and accuracy of the method. It was successfully used for 
MOSCAPs characterization. 
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1. Introduction 
The usage of off-chip measuring instruments in the 
femtofarad range is limited due to the parasitic capacitan-
ces of probes, which can be in orders of magnitude higher 
than the capacitances being measured. Thus a part of the 
measuring circuitry should be integrated with the object 
being measured. 
There are several methods for measuring small on-
chip capacitances in the femtofarad range. The method of 
on-chip capacitive divider formed by the measured object 
and a reference capacitor [1], [2] is sensitive to parasitic 
capacitances, manufacturing variance and leakage currents 
of sensing circuitry. The method of [3] is based on meas-
uring the current flowing through a measured capacitor 
driven by alternating voltage. The method of ring oscillator 
is suitable for linear capacitors [4]. In addition, the test 
structure requires a larger chip area in comparison with 
other methods. 
The CBCM (Charge-Based Capacitance Measure-
ments) method has found extensive use in on-chip capaci-
tor measurements in the femtofarad range [5]. The method 
is characterized by high resolution although it is based on 
equipment found in any average laboratory. CBCM was 
originally developed for linear interconnect capacitance 
measurements with sub-femtofarad resolution [5]. A 
charge injection “error-free” variant for linear capacitors 
has been developed [6], [7]. The method is error-free only 
for the linear device under test and does not guarantee a 
large enough voltage swing across the measured device. 
This paper deals with a modification of the CBCM 
method that will enable nonlinear capacitance characteri-
zation. Section 2 describes the basic principle, Section 3 
deals with design constraints and accuracy, and Section 4 
describes a test-chip manufactured in the 0.35μm CMOS 
process for the verification of the method. 
2. Charge-Based Capacitance 
Measurements 
2.1 Basic Method 
Fig. 1 shows the principle of the classical version of 
CBCM [5]. The test structure consists of a pair of NMOS 
and PMOS transistors connected in a pseudo-inverter con-
figuration. The structure on the left is used as reference. It 
is identical to the one on the right in every manner except 
that it does not include the target capacitance Cx to be 
characterized. 
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Fig. 1. Basic version of CBCM method. 
The left and right structures are both driven by two 
non-overlapping signals to ensure that only one of the two 
transistors on either the left or the right side is conducting 
current at any given time. When the PMOS transistor turns 
on, it will draw charge Q from Vdd to charge up the ca-
pacitor under test. This amount of charge will subsequently 
be discharged through the NMOS transistor into ground. 
An ammeter can be placed at the source of the PMOS (or, 
alternatively, at the source of the NMOS) to measure this 
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charging current. The actual waveform of this current is 
not important - only its DC component needs to be meas-
ured [5]. The difference between the two DC current 
values is used to extract the measured target capacitance Cx 
given in the idealized case by 
. (1) 
where f is the switching frequency. 
The parasitic capacitance Ci and DC currents I and I’ are 
shown in Fig. 1. The resolution of CBCM is limited by the 
parasitic properties of switches and leakage currents [5]. 
2.2 Modified Method 
The basic CBCM method is normally used to 
characterize linear capacitances. Nonlinear capacitors are 
characterized by the C-v or Q-v characteristics. Although 
the standard CBCM allows Vdd sweeping, for low voltages 
the measured current decreases and the method resolution 
becomes unacceptable. This is especially critical for mini-
mum-feature transistors, where it is desirable to use high 
Vdd to obtain a reasonable current. 
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Fig. 2. Modified CBCM method. 
The proposed modification of the CBCM method is 
applicable to the measurement of floating devices. Two DC 
sources are used to measure the whole nonlinear charac-
teristic in both polarities without the necessity to switch the 
device under test (Cx). One source is swept while the other 
is kept constant, and vice versa. For each point of the 
characteristic, a minimum voltage amplitude and thereby a 
minimum DC current are guaranteed. The principal sche-
matic of the proposed test structure is shown in Fig. 2. 
The basic principle of CBCM with the main (right) 
and compensation (left) switches as shown in Fig. 1 is the 
same also for the modified method. The DC source Vdd was 
renamed Vdd1. The main difference is in the negative termi-
nal of the measured object. The ground connection is re-
placed by the switch D and the node can be additionally 
connected to another DC source Vdd2 by the bidirectional 
switch S. 
One period of controlling signals can be divided into 
four non-overlapping phases, see Fig. 3. During phase 1 
the measured capacitor is charged to a negative voltage 
(seen on its terminals) from the source Vdd2 through the 
switches L and S. During phase 2, L is switched off and S 
remains switched on. Activating the switch H results in 
charging the capacitor to the voltage Vdd1-Vdd2. The charge 
drawn is counted by the ammeter. The voltage changes for 
Vdd1. During phase 3, S is switched off and the capacitor is 
charged to Vdd1 through the switch D. The voltage changes 
for Vdd2 and the charge drawn is again counted by the am-
meter. During the last phase Cx is discharged. 
 
Fig. 3. Waveforms of signals in modified CBCM method. 
The capacitor voltage varies during one period from 
−Vdd2 to Vdd1 and the charge variation can be determined 
from the measured current as 
∫
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Let us start the reconstruction of Q-v characteristic for 
negative voltages across Cx. The source Vdd1 is held 
constant while the source Vdd2 is swept. The capacitor 
charge is then 
. (3) 
Combining (2) and (3) we obtain finally 
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and similarly for the positive voltage 
( ) ( ) ( 0,, 21221 ddddddconstVdddd VQVVQVQ Δ− )Δ==  . (5) 
Thus the device can be characterized in both polarities. The 
dynamic capacitance Cx(v) is then 
( ) dvvdQvCx /)( =  . (6) 
3. Design Constraints 
3.1 Switch On-Resistance 
It is obvious from (1) that the currents and thus the 
resolution of the method can be increased by means of 
increasing Vdd and the frequency. Vdd is limited by the 
technology and the maximum frequency is determined by 
the on-resistance of switching transistors. The capacitance 
under test must be “completely” charged and discharged 
during one period. The switching transients can be 
speeded-up by increasing the switching transistor width, 
i.e. by decreasing their on-resistance. This can be done 
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only in a limited range because enlarging the transistor 
increases the gate capacitances and thus increases the un-
desirable charge injection from driver circuitry to the 
device under test. 
Fig. 4 shows the steady state voltage across the 
measured capacitor, where tonH and tonL are the on-periods 
of high-side and low-side switches, respectively, Fig. 1. 
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Fig. 4. Steady state of switching process. 
Assuming linear switches the steady-state voltage 
swing across the loading capacitor CL is 
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where kL = exp(-tonL/RonLCL) and kH = exp(-tonH/RonHCL). 
The symbols RonH and RonL denote the on-resistance of 
high-side and low-side switches, respectively. 
Let us assume, for simplicity, a symmetrical case 
 . (8) 
As the measured current I is 
 (9) 
the calculated apparent capacitance C’L will be 
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Considering (1), the measurement error for the structure in 
Fig. 1 caused by non-ideal charging and discharging is 
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and kx = exp(-ton/Ron(Cx+Ci)), ki = exp(-ton/RonCi). 
Fig. 5 shows the relative error (11) as a function of 
ton/Ron(Cx+Ci) for different values of Ci/Cx. To obtain an 
accuracy better than 1% the ratio ton/τ should be greater 
than 6 for Ci/Cx < 1. 
For -δc < 10% the denominator of (12) is approxi-
mately equal to 1, and (11) can be simplified to 
. (13) 
The last term in (13) quickly vanishes for Ci/Cx < 1 and we 
finally obtain 
][ xixiononc CCCCRt /1))(/exp(2 ++−−≈δ . (14) 
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Fig. 5. The effect of nonideal charging and discharging. 
3.2 Charge Injection 
Another source of error is the parasitic charge injec-
tion from driver circuitry to the device under test [8]. Fig. 6 
shows schematically the waveforms of switching transients 
valid for both the left and the right structures in the basic 
configuration from Fig. 1. 
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Fig. 6. Switching transients (not to scale). 
The undesirable charge injection takes effect both for 
low-side (L) and high-side (H) switches. At the start of 
switching cycle, VCx is zero. The charge injection while 
switching off the L switch causes VCx to be negative. The 
total voltage swing of Cx is then greater than Vdd. Another 
parasitic injection occurs when switching off of H switch, 
causing a spike on I or I’. 
Let us consider the single pseudoinverter from Fig. 1 
loaded by a capacitor CL representing either Ci or Cx+Ci. 
The charge drawn from the Vdd source during one period is 
)()()()( LCLBLALdd CQCQCQCQ ++=  (15) 
where QA, QB, and QC are the contributions for transients A 
through C, Fig. 6. Since Qdd is a nonlinear function of CL, 
the parasitics of the left and the right structures cannot 
compensate as in (1) even in the case of perfect matching 
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This represents the systematic error of CBCM, which is 
both process- and matching-sensitive. 
The approximate analysis of charge injection is based 
on a simple lumped switching model introduced in [9]. The 
model is valid if the gate voltage drops much more slowly 
than the intrinsic carrier transmit time in the transistor 
(τC = RonCox/4), which is in the order of picoseconds for 
submicron transistors. 
The transistor is characterized by the threshold volt-
age VT, the current factor β = μCox1Weff/Leff and by the 
overlap capacitances CGDO and CGSO. The symbol μ repre-
sents the carrier mobility and Cox1 is the unity gate-oxide 
capacitance. 
Vdd
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CL 
VH
0 
0 
VDD 
 
Fig. 8. Equivalent circuit for transient B. 
Using the charge-conservation principle, the charge 
drawn from the Vdd source will be simply 
. (20) 
In the case of ideal matching, QB can be compensated 
as it depends linearly on CL. 
The injection-induced error is then 
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where Ccalc is calculated using (1). 
3.3 Switch Dimensioning 
The DC current I in Fig. 1 is given as 
Fig. 7. Model for transients A and C. 
The undesirable charge injections A and C occur 
during the switching off process. For transient times much 
larger than τC, the channel charge is initially split equally 
between the source and the drain. The redistribution of 
charge from the drain to the source is determined by their 
voltage difference and time constants [10]. 
The initial capacitor voltage is zero. The capacitor 
voltage will be negative after the transient but small 
enough not to cause a significant current through the drain-
bulk junction, Fig. 7. If the gate voltage is a ramp function 
which begins to fall at time 0 from the high value VH 
toward 0 at a falling rate U [V/s], the charge injected into 
the drain terminal can be expressed in a closed form as [9] 
fCCVI ixdd )( +=  . (22) 
To provide a measurable value Im of (22) during the 
characterization of different capacitors it is desirable to 
keep the product (Cx+Ci)f constant, i.e. to adjust the fre-
quency according to the measured capacitance. As ton is a 
fixed fraction of one period, the error δc (14) can be con-
trolled by the choice of the switch on-resistance 
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where Cox = Cox1Weff Leff, CGD = CGDO+Cox/2. 
Using the charge-conservation principle, the charge 
injected into the source terminal will be 
. (18) 
The parasitic charges from (15) are then 
 ,  (19a,b) 
where  and are determined from (17) and (18) 
using the NMOS (A) and PMOS (C) transistor parameters. 
Fig. 8 represents the equivalent circuit for transient B 
when H is switched on. The capacitor is charged from the 
initial voltage 0 to Vdd (the negative initial capacitor 
voltage has been counted in QA). 
 (23) 
where KR depends on transistor parameters and gate volt-
age. As δc is proportional to Ron the first design constraint 
can be written as 
1CW
L
eff
eff <  (24) 
where C1 depends on δc, Vdd, Im and technology. 
The charge injection error (21) is proportional to 
Cox/Cx and does not depend on frequency. It gives the 
second constraint 
 (25) 
where C2 depends on δi, Vdd, Cx and technology. 
Fig. 9 shows the design space for dimensioning the 
switch transistors. 
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Fig. 9. Design space for switches. 
4. Test Chip 
The modified CBCM method was implemented in a 
test-chip to verify its functionality and to characterize 
nonlinear MOS-gate capacitors and compensation struc-
tures. The chip was manufactured in the AMIS I3T80 0.35 
μm process. 
The test-chip consists of 64 test-cells, whose principal 
schematic is shown in Fig. 2. Each cell is connected to 
a device under test (MOS capacitor, metal-metal capacitor 
or external device). The block diagram of the whole chip is 
shown in Fig. 10. 
 
Fig. 10. Block diagram of test-chip. 
The supply terminals of all test-cells are connected 
together and led out from the chip to pads Vdd1, Vdd1’ and 
Vdd2. Fig. 11 shows details of the power supply and bias-
ing of the test-cells. To allow the measurement of only one 
capacitor, all test-cells have an enabling input. The Vdd1, 
Vdd1’ and Vdd2 pins are powered from swept power sup-
plies according to the modified method principle. A sensi-
tive ammeter A measures the currents Idd1 or Idd1’ 
according to the position of switch SW.  
Since the power supply voltages vary from 0 to 3.3 V, 
the correct driving voltages for MOSFET switches H, L, D 
and S are obtained using level-shifters LS supplied from 
constant-voltage sources relative to Vdd1 and Vdd2. The 
control signals for switches are generated in a small digital 
unit supplied from VDD. 
 
Fig. 11. Schematic diagram of test-chip power supply. 
The test-cell topology is universal. It is just the 
switching sequence generated in the digital unit that 
determines the actual measuring method. Besides the 
modified CBCM it is possible to generate sequences for 
parasitic capacitance measurement [6], [7], classical 
CBCM and CBCM with a floating capacitance. These 
additional methods were implemented for verification 
purposes and as a backup solution. 
The chip was manufactured in the AMIS I3T80 
0.35μm technology. Dies were assembled in a dual in-line 
ceramic prototype package with 40 pads, Fig. 12. The 
package was selected for easy plugging-in to the bench-
board through the zero insert-force socket and for the 
possibility to probe the chip easily for potential debug 
purposes. 
 
Fig. 12. Top layout and die photograph of test-chip. 
One test-cell was dedicated to measuring the external 
devices. Tab. 1 shows the results for three capacitors, 
whose capacitance was verified by an LCR meter. 
 
Cnom [pF] CRLC [pF] CM-CBCM [pF] 
100 pF 99.7 98.96 
22 pF 22.0 22.17 
10 pF 9.93 10.03 
Tab. 1.  External capacitor measurement. 
The IC pad capacity is about 5 pF, i.e. 50% of the 
smallest capacitor. Nevertheless, this was compensated by 
the compensating structure. The clock frequency depends 
on the capacitance measured, i.e. on switching transients 
duration. For values from Tab. 1 it was from 2 kHz to 
4 kHz. 
Weff
Leff
Wmin
Lmin
constraint (24) 
constraint (25) 
 feasible area 
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Integrated linear metal-metal capacitors were used to 
verify the method linearity for smaller capacitances. The 
test structures were prepared as 1, 4, 10, and 20 unit ca-
pacitors. Although the capacitors are subject to process 
variations, Tab. 2 shows a very good agreement between 
the expected and the actually measured values. The values 
of Cmon were determined by statistical fit to linear equation 
Cnom=aN+b, where N is the number of units. 
 
Units 1 4 10 20 
Cnom [pF] 0.9857 3.923 9.797 19.58 
CCBCM[pF] 0.9840 3.923 9.799 19.58 
error [%] -0.17 <0.1 <0.1 <0.1 
Tab. 2.  Metal-metal capacitor measurement. 
The main purpose of developing the method was to 
characterize nonlinear MOS gate capacitors. Such capaci-
tors provide a higher specific capacitance per unit area and 
do not require additional masks, but the nonlinearity must 
be carefully compensated. Fig. 13 shows the C-v charac-
teristic measured for 1μm x 1μm NMOS transistor. The 
clock generator frequency was set to 10 MHz. 
 
Fig. 13. Nonlinear MOS gate capacitance. 
5. Conclusions 
A modification of the CBCM method for nonlinear 
capacitance characterization was developed. Just two DC 
sources are used to measure the whole nonlinear charac-
teristic in both polarities without the necessity to switch the 
measured object. A test-chip implementing the method was 
designed and manufactured in the 0.35μm CMOS process. 
Verification against known capacitances proved the 
method to be correct. It was successfully used for 
MOSCAPs characterization in the full operating range. 
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